Notice of References Cited Application/Control No. 10/708,268 Examiner Daniel D. Chang Applicant(s)/Patent Under Reexamination SAMUDRALA ET AL. Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
	В	US-			
	С	US-			
	D	US-			
	Е	US-			
	F	US-			
	G	US-			
	Н	US-			
	-	US-			
	j	US-			
	К	US-			
	L	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	ρ					
	R					
	S					
	Т					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Carmichael et al., "SEU Mitigation Techniques for Virtex FPGAs in Space Applications", 1999 MAPLD Conference, pp. 1-21
	v	Brindley et al. "SEU Mitigation Design Techniques for the XQR4000XL", Xilinx, XAPP181 (v1.0) March 15, 2000
	w	Carmichael, "Triple Module Redundancy Design Techniques for Virtex FPGAs", Xilinx, XAPP197 (v1.0) November 1, 2001
	х	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.